


IPC/EIA J-STD-026
AUGUST 1999

*JOINT
INDUSTRY
STANDARD*

Semiconductor
Design Standard
for Flip Chip
Applications





IPC/EIA J-STD-026

Semiconductor Design Standard for Flip Chip Applications

About This Document

This document is intended to report on the work being done by several organizations concerned with the design of bare die in flip chip or chip scale configurations. Details were developed by companies who have implemented the processes described herein and have agreed to share their experiences. Readers are encouraged to communicate to the appropriate trade associations or societies any comments or observations regarding details published in this document, or ideas for additional details that would serve the industry.

Users of this standard are encouraged to participate in the development of future revisions.

Contact:

EIA

Engineering Department
2500 Wilson Boulevard
Arlington, VA 22201
Phone (703) 907-7500
Fax (703) 907-7501

IPC

2215 Sanders Road
Northbrook, IL 60062-6135
Phone (847) 509-9700
Fax (847) 509-9798

Table of Contents

1 SCOPE.....	1	3.9.1.4 Process A – Fiducials and Test Structures.....	17
1.1 Purpose.....	1	3.9.1.5 Process A – Die Edge and Scribe Streets.....	18
1.2 Classifications	1	3.9.2 Process B – Solder Paste Deposition	18
1.2.1 Bump Process Technologies.....	1	3.9.2.1 Process B – Bump Placement and Pad Design	18
1.2.2 Substrate Technologies	1	3.9.2.2 Process B – Passivation.....	19
1.2.3 Application Classes.....	1	3.9.2.3 Process B – Wafer Diameter and Thickness	20
1.2.4 Producibility Level	1	3.9.2.4 Process B – Fiducials and Test Structures.....	20
1.3 Presentation	2	3.9.2.5 Process B – Die Edge and Scribe Streets.....	22
1.4 Interpretation	2	3.9.3 Process C – Electroplated Tin-Lead Solder ...	23
1.5 Organization of Design Information	2	3.9.3.1 Process C – Bump Placement and Pad Design	23
1.6 Order of Precedence	2	3.9.3.2 Process C – Passivation.....	23
2 APPLICABLE DOCUMENTS.....	3	3.9.3.3 Process C – Wafer Diameter and Thickness	25
3 DESIGN CONSIDERATIONS	3	3.9.3.4 Process C – Fiducials and Test Structures.....	25
3.1 Terms and Definitions.....	3	3.9.3.5 Process C – Die Edge and Scribe Streets.....	25
3.2 General	3	3.9.4 Process D – Gold Stud Bumping (under consideration)	25
3.3 Footprint Design	3	3.9.5 Process E – Conductive Epoxy (under consideration)	25
3.4 Electrical Considerations	6	3.9.6 Process F – Electroless Nickel with Solder Paste Deposition	25
3.4.1 Interconnect Parasitics	6	3.10 Design Rules	26
3.4.2 Power and Ground Bumps	6	Design Rule 1	26
3.4.3 Redistribution Effects	8	Design Rule 2	26
3.4.4 Electromagnetic Radiation.....	9	Design Rule 3	26
3.4.5 Electrical Bias Created by Non-Electrical Phenomena	10	Design Rule 4	26
3.5 Reliability Considerations	10	Design Rule 5	27
3.5.1 General	10	Design Rule 6	27
3.5.2 Thermal Fatigue.....	10	Design Rule 7	27
3.5.2.1 Distance to Neutral Point (DNP)	10	Design Rule 8	27
3.5.3 Electromigration.....	11	Design Rule 9	28
3.5.4 Thermomigration.....	11	Design Rule 10	28
3.5.5 Metal Migration	11	Design Rule 11	29
3.5.6 Corrosion.....	11	Design Rule 12	29
3.5.7 Thermal Shock Resistance.....	11	Design Rule 13	29
3.5.8 Creep	11	Design Rule 14	31
3.5.9 Alpha Particle Sensitivities.....	11	Design Rule 15	31
3.6 Thermal Considerations	13	Design Rule 16	31
3.7 Application Considerations.....	13	3.11 Design Layout / Methods	32
3.8 Test and Known Good Die Considerations	15	3.11.1 Data Format	32
3.9 Process Descriptions	15	3.12 Documentation	32
3.9.1 Process A – Evaporation.....	15	4 QUALITY ASSESSMENTS	33
3.9.1.1 Process A – Bump Placement and Pad Design	15	4.1 Design	33
3.9.1.2 Process A – Passivation.....	17		
3.9.1.3 Process A – Wafer Diameter and Thickness....	17		

4.1.1	Design Review	33	Figure 19	Evaporated Via Requirements	18
4.1.2	Design Rule Check on IC Layout	33	Figure 20	CMA Key for Evaporation Process	19
4.2	Simulation	33	Figure 21	CMA Location for Evaporation Process	20
4.2.1	Electrical Analysis	33	Figure 22	Layout of Solder Paste Deposition (FOC) Bump Pad.....	21
4.2.1.1	On-Chip Crosstalk Simulations.....	33	Figure 23	IC Solder Paste Deposition Bump with Sputtered UBM After Reflow	21
4.2.1.2	Driver and Receiver Models for System Simulation	33	Figure 24	Alignment Key Dimensions – Solder Paste Deposition.....	22
4.2.1.3	Suggested Guidelines for Electrical Analysis and Simulation	33	Figure 25	Alignment Key Structure After Sputtered UBM – Solder Paste Deposition	22
4.2.2	Thermal Analysis	33	Figure 26	Wafer Alignment Key Placement for the Solder Paste Deposition Process	23
4.2.3	Mechanical Analysis: FEM	33	Figure 27	Solder Paste Deposition Standard Bump Resistance and Shear Pattern	24
4.3	Test Chip	33	Figure 28	Layout Cross Section of UBM with Optional Passivation Layer Included	24
4.3.1	Test Chip Design	33	Figure 29	Electroplated Solder Bump Cross Section with Thin Film UBM After Reflow	25
4.3.2	Thermal Performance	34	Figure 30	Bump to Edge Seal Dimensions and Bump to Vision Key	30
4.3.3	Reliability	34	Figure 31	Chip Edge Seal	30
Annex A	Normative Terminology and Acronyms ..	35	Figure 32	Underlying Via Placement.....	31
Annex B	Acronyms	37			
Annex C	Reference Information	39			

Figures

Figure 1	Peripheral Footprint Design	4
Figure 2	Staggered Row and Fanout Constrained Footprint Design	4
Figure 3	Universal Die Footprint Design	5
Figure 4	Wire Bond Connections Versus Array Bump Connections.....	6
Figure 5	Bump Parasitics	7
Figure 6	Nested I/O Footprint.....	8
Figure 7	Central Power and Ground Footprint.....	8
Figure 8	Redistribution of Peripheral to Area Array	9
Figure 9	Distance to Neutral Point	11
Figure 10	Alpha Particle Emission Track and E/H Pairs....	12
Figure 11	Distortion of Depletion by Alpha Particles.....	12
Figure 12	Chip Underfill Example.....	14
Figure 13	Approximate Thermal Model for Flip Chip with Underfill	14
Figure 14	Chip Thermal Paste and Lid for Heat Sink Attach	14
Figure 15	Simple Thermal Model for Flip Chip with Lid....	15
Figure 16	Evaporated Bump After Reflow.....	16
Figure 17	Evaporated Bump Before Reflow.....	16
Figure 18	Evaporated Via Structure	17

Tables

Table 1	Representative Realistic Worst Case Use Environments for Surface Mounted Electronics and Recommended Accelerated Testing for Surface Mount Attachments	2
Table 2	Typical Bump Parasitics	7
Table 3	Common Material Coefficients of Thermal Expansion.....	10
Table 4	Alpha Particle Emission of Semiconductor Materials	13
Table 5	Standard Alignment Key Placement Positions	23
Table 6	Resistance and Shear Test Pattern Dimensions.....	24
Table 7	Array and Peripheral Layout Guidelines for Process A – Evaporation	27
Table 8	Peripheral Layout Guidelines for Solder Paste Deposition	28
Table 9	Array Layout Guidelines for Solder Paste Deposition.....	28
Table 10	Bumps Per Die Area	28
Table 11	Evaporated Bump to Chip Edge Minimum Pitch.....	29
Table 12	Center of Bump to Center of Scribe Street Rules for Solder Paste Deposition Process.....	31

Semiconductor Design Standard for Flip Chip Applications

1 SCOPE

This standard addresses semiconductor chip design. It is intended for applications utilizing standard substrates, materials, assembly, and test methods as well as established semiconductor fabrication and bumping processes.

1.1 Purpose The purpose is to provide flip chip design standards which are commensurate with established fabrication, bump, test, assembly, handling and application practices. Addressed are electrical, thermal, and mechanical chip design parameters and methodologies as well as the reliability associated with these items. These standards are intended for new designs as well as modifications of non-flip chip designs.

1.2 Classifications

1.2.1 Bump Process Technologies The following processes for forming bumps on semiconductor die intended for flip chip mounting have proven effective. Some are in full production, others are in development.

- (A) Evaporation (tin-lead)
- (B) Solder Paste Deposition
- (C) Electroplated Tin Lead
- (D) Gold Stud Bumping
- (E) Conductive Epoxy
- (F) Electroless Nickel

Design rules for process technologies A, B and C are well-defined and are detailed in this standard; future revisions will incorporate those rules for the other processes listed as they become available.

1.2.2 Substrate Technologies Four typical mounting structure technologies are listed and affect the design rules of the bare die. These pertain primarily to the precision capability, pitch of bonding site locations, and CTE characteristics.

- (W) Organic (Rigid) (see IPC-2222 and IPC-6012)
- (X) Flex (Flexible Organic) (see IPC-2223 and IPC-6013)
- (Y) Ceramic
- (Z) Silicon

1.2.3 Application Classes The reliability of flip chip assemblies will be determined by design decisions. Assumptions are made for each design as to how long it has to survive and in what environment the product will be deployed. In addition, many companies have to determine what is an acceptable failure probability. Table 1 shows the worst case anticipated use thermal environment for nine specific categories. Information is provided on their minimum and maximum temperature excursion, as well as the delta of which the equipment usually sees. Other information provides the details for the cycle time hours, cycles per year, and the years of service expected by the customer. Table 1 also indicates levels of accelerated temperature testing which might correspond to these environments.

Accelerated testing is generally applied in electronics to examine product robustness to anticipated environmental exposures. Common methods include, but should not be limited to, high and low temperature storage, power temperature cycling, thermal cycling/shock and mechanical cycling/shock.

1.2.4 Producibility Level In general, the largest bump pitches are associated with the lowest bump and flip chip assembly process defectivities, the cheapest substrate costs and the most repeatable probe and test results. Tight pitch on the device and substrate lead to high test costs and more complex substrates. Designers should always defer to the largest pitch for manufacturability, consistent with other design goals. Cost tradeoffs should be compared for the substrate and die, (whole system), as the cost can be dominated by either.